Teaching hardware implementation of neural networks using high-level synthesis in less than four hours for engineering education of intelligent embedded computing

Publikation: Kapitel i bog/rapport/konference-proceedingKonferencebidrag i proceedingsForskningpeer review

Abstrakt

This paper presents the motivation and design of a mini-course to teach hardware implementation of neural networks using high-level synthesis (HLS) in less than four hours for engineering education of intelligent embedded computing. By standing on the shoulders of giants, the combination of the real-world problem, decoding the process of neural networks hardware design and using HLS as hands-on lab, the students are able to not only pick up the underlying concepts of digital system design naturally but also implement a real working neural networks hardware accelerator in person. Thus, the main contribution of the work is to facilitate the engineering education of hardware design more engaging and practical.

OriginalsprogEngelsk
TitelProceedings of the 2019 20th International Carpathian Control Conference, ICCC 2019
RedaktørerAgata Nawrocka, Andrzej Kot
Antal sider7
ForlagIEEE
Publikationsdato18. jul. 2019
ISBN (Trykt)978-1-7281-0703-5
ISBN (Elektronisk)9781728107011
DOI
StatusUdgivet - 18. jul. 2019
Begivenhed20th International Carpathian Control Conference, ICCC 2019 - Krakow - Wieliczka, Polen
Varighed: 26. maj 201929. maj 2019

Konference

Konference20th International Carpathian Control Conference, ICCC 2019
LandPolen
ByKrakow - Wieliczka
Periode26/05/201929/05/2019

Fingeraftryk Dyk ned i forskningsemnerne om 'Teaching hardware implementation of neural networks using high-level synthesis in less than four hours for engineering education of intelligent embedded computing'. Sammen danner de et unikt fingeraftryk.

Citationsformater