A Hybrid FPGA/Coarse Parallel Processing Architecture for Multi-modal Visual Feature Descriptors

Lars Baunegaard With Jensen, Anders Kjær-Nielsen, Javier Díaz Alonso, Eduardo Ros, Norbert Krüger

Publikation: Kapitel i bog/rapport/konference-proceedingKonferencebidrag i proceedingsForskningpeer review

Abstrakt

This paper describes the hybrid architecture developed for speeding up the processing of so-called multi-modal visual primitives which are sparse image descriptors extracted along contours. In the system, the first stages of visual processing are implemented on FPGAs due to their highly parallel nature whereas the higher stages are implemented in a coarse parallel way on a multicore PC.
A significant increase in processing speed could be achieved (factor 11.5) as well as in terms of latency (factor 3.3). These factors can be further increased by optimizing the processes implemented on the multicore PC.
OriginalsprogEngelsk
TitelReconfigurable Computing and FPGAs, 2008. ReConFig '08. International Conference on
Antal sider6
ForlagIEEE
Publikationsdato2008
Sider241-46
ISBN (Trykt)978-1-4244-3748-1
DOI
StatusUdgivet - 2008
Begivenhed2008 International Conference on ReConFigurable Computing and FPGAs - Cancun, Mexico
Varighed: 3. dec. 20085. dec. 2008

Konference

Konference2008 International Conference on ReConFigurable Computing and FPGAs
LandMexico
ByCancun
Periode03/12/200805/12/2008

Fingeraftryk Dyk ned i forskningsemnerne om 'A Hybrid FPGA/Coarse Parallel Processing Architecture for Multi-modal Visual Feature Descriptors'. Sammen danner de et unikt fingeraftryk.

Citationsformater